/
2025-02-04 Ordinary Meeting Notes

2025-02-04 Ordinary Meeting Notes

Date

Feb 4, 2025

Disclosures

RVI_Disclosures_Female_Short.mp4

Participants

Name

Affiliation

Name

Affiliation

Daniel Gracia Pérez

Thales SA

David Weaver

Akeana

Fabio Federici

Collins Aerospace

Holger Blasum

SYSGO Gmbh

Jaume Abella

Barcelona Supercomputing Center (BSC)

Jimmy Le Rhun

Thales SA

Jordan Jerome

Betrothed Ltd

Luis Miguel Pinho

INESC TEC

Matthew Corbett

Collins Aerospace

Monia Chiavicci

SiFive

Srini Krishnaswami

Synopsys

Thomas Roecker

Infineon

Agenda

Minutes

  • Disclosures

  • Participation and voting rights reminder

  • Daniel presents current status of the whitepaper and the proposed introduction (not final) for the document. Daniel requests feedback on the proposed introduction and the rest of the document.

  • Thomas will provide the reviewed Redundancy shortly (before next meeting)

  • Sandro will provide the reviewed Partitioning shortly (before next meeting)

  • Thomas presents the RAS Error Register Reporting Interface (RERI) specification

    • Overall a good and scalable interface for reporting errors

    • Questions:

      • Daniel, Monia and Holger ask if errors codes more targeted for functional safety or relative domains (e.g. automotive) could be also standardized. Thomas doesn’t think so, SoC providers can define the ones that better match the actual SoC.

      • Srini asks if the error codes address the fail operational scenarios. Thomas thinks they are two different things, the error codes don’t define how the errors are handled (interrupts, FSMs, …) so no need to modify them for that.

      • Daniel asks if RERI like mechanisms are available in current non-RISCV designs. Thomas: Yes, since quite a while.

      • Daniel asks if guidelines for the RERI usage is something the SIG should work on. Thomas thinks is too dependent on the safety case, so not sure of its usefulness.

      • Holger asks which is the surface impact of a RERI mechanism, specially for small MCUs. Thomas, like the rest of participants, doesn’t know. Jon remarks that the size of the registers is pretty big, but an implementation is not forced to implement all the registers.

    • Thanks Thomas for the presentation.

  • Meeting recording and transcript link

Presentations

Title

Presenter

File

Title

Presenter

File

1

“RAS Error Record Register Interface” Presentation

Thomas

link

Notes & Action Items

@All: Provide feedback on whitepaper introduction fusa-whitepaper.20250204.introduction-draft.pdf
Use Github issues, Github pull request or simply email.
Github repository: sig-functional-safety-whitepaper GitHub
Note that the introduction is in a different repository and not still merged into the main repository, the fork with the introduction can be found here.
@Sandro Pinto : Provide Partitioning whitepaper chapter
@Thomas Roecker : Provide Redundancy whitepaper chapter
@Daniel Gracia Pérez :
- integrate the Partitioning and Redundancy whitepaper chapters when provided
- provide an updated introduction

Standard_2.png

Related content

RISC-V International