Skip to end of metadata
Go to start of metadata
You are viewing an old version of this page. View the current version.
Compare with Current
View Page History
« Previous
Version 35
Next »
A general overview and status of various extension can be be found at the Specification Status page. If you are looking for documentation on a recently ratified extension that has not yet been merged into the published specifications listed at the RISC-V Specifications page, check the table below. These extensions are completely ratified by RISC-V and will be merged into the final specifications in the coming months.
| Specification name | Ratification date | New extension(s) or Profile(s) |
|---|
| RISC-V Integer Conditional (Zicond) operations extension | November 2023 | Zicond |
| Hardware Updating of PTE A/D Bits (Svadu) | November 2023 | Svadu |
| RISC-V Cycle and Instret Privilege Mode Filtering (Smcntrpmf) | November 2023 | Smcntrpmf |
| Atomic Compare-and-Swap (CAS) Instructions (Zacas) | November 2023 | Zacas |
| RISC-V Cryptography Extensions Volume II: Vector Instructions | September 2023 | Zvbb, Zvbc, Zvkb, Zvkg, Zvkn, Zvknc, Zvkned, Zvkng, Zvknha, Zvknhb, Zvks, Zvksc, Zvksed, Zvksg, Zvksh, Zvkt |
| "Zfa" Standard Extension for Additional Floating-Point Instructions | September 2023 | Zfa |
| RISC-V Advanced Interrupt Architecture | June 2023 | Smaia, Ssaia |
“Zvfh/Zvfhmin:” Vector Extension for Half-Precision Floating-Point Arithmetic/Vector Extension for Minimal Half-
Precision Floating-Point Arithmetic | June 2023 | Zvfh, Zvfhmin |
| “Zihintntl” Non-Temporal Locality Hints | May 2023 | Zihintntl |
| RISC-V Code Size Reduction | April 2023 | Zca, Zcb, Zcd, Zce, Zcf, Zcmp, Zcmt |
| RISC-V Profiles | March 2023 | RVA20, RVI20, RVA22 |
| "Zicntr" and "Zihpm" Counters | March 2023 | Zicntr, Zihpm |
| RV32E and RV64E Base Integer Instruction Sets | January 2023 | RV32E/RV64E |
| “Ztso” Standard Extension for Total Store Ordering | January 2023 | Ztso |
| RISC-V Wait-on-Reservation-Set (Zawrs) extension | November 2022 | Zawrs |
| Zmmul Extension | June 2022 | Zmmul |
| PMP Enhancements for memory access and execution prevention on Machine mode (Smepmp) | November 2021 | Smepmp |
| RISC-V Base Cache Management Operation ISA Extensions | November 2021 | Zicbom, Zicbop, Zicboz |
| RISC-V Bit-Manipulation ISA-extensions | November 2021 | Zba, Zbb, Zbc, Zbs |
| RISC-V Count Overflow and Mode-Based Filtering Extension | November 2021 | Sscofpmf |
| RISC-V Cryptography Extensions Volume I: Scalar & Entropy Source Instructions | November 2021 | Zbkb, Zbkc, Zbkx, Zknd, Zkne, Zknh, Zksed, Zksh, Zkn, Zks, Zkt, Zk, Zkr |
| RISC-V State Enable Extension | November 2021 | Smstateen |
| RISC-V "stimecmp / vstimecmp" Extension | November 2021 | Sstc |
| RISC-V Vector Extension | November 2021 | |
| The RISC-V Instruction Set Manual Volume II: Privileged Architecture | November 2021 | Sm1p12, Ss1p12, Sv57, Hypervisor, Svinval, Svnapot, Svpbmt |
| "Zfh" and "Zfhmin" Standard Extensions for Half-Precision Floating-Point | November 2021 | Zfh, Zfhmin |
| "Zfinx", "Zdinx", "Zhinx", "Zhinxmin": Standard Extensions for Floating-Point in Integer Registers | November 2021 | Zfinx, Zdinx, Zhinx, Zhinxmin |
| “Zihintpause” Pause Hint | February 2021 | Zihintpause |